					REVISIONS																	
			LT	R				DESC	RIPTI	ON				D	ATE		A	APPRO	VED			
Prepared	in acc	ordan	ce with	ASM	1E Y14	4.24												Ve	endor i	tem dr	rawing	ı
	1									 		Τ	<u> </u>									
REV											<u> </u>											
PAGE REV											<u> </u>											
PAGE	18								<u> </u>		<u> </u>											
			REV									-										
REV STA OF PAGE		-	PAGE	<u> </u>		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
PMIC N/A		[PARE	D BY			<u> </u>													l
FIVIIC IN/						FICER						DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO										
				CKED							TITLE											
02-12-12 APF			APP	OM HESS PPROVED BY AYMOND MONNIN						1, 3	CROC 8, 8 M	SPS,	ANA	LOG	-TO-	DIGIT	ΓAL		,			
											CONVERTER, MONOLITHIC SILICON											
			SIZ A		COD	E IDE	162				DWG NO. V62/03608											
DE.			REV								PAG	SE 1	OF.	18								

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance analog-to-digital microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/03608	-	<u>01</u> 	X T	F
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

Device type	<u>Generic</u>	Circuit function	Clock frequency
01	THS1401-EP	14-bit, 8 MSPS DSP compatible analog-to- digital converter with internal reference	1 MHz
02	THS1403-EP	14-bit, 8 MSPS DSP compatible analog-to- digital converter with internal reference	3 MHz
03	THS1408-EP	14-bit, 8 MSPS DSP compatible analog-to- digital converter with internal reference	8 MHz

1.2.2 <u>Case outline(s)</u>. The case outlines shall be as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	48	MS-026	Plastic quad flat pack

1.2.3 <u>Lead finishes</u>. The lead finishes shall be as specified below or other lead finishes as provided by the device manufacture:

Finish designator	<u>Material</u>
A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

Supply voltage (AV _{DD} to AGND)	4 V
Supply voltage (DV _{DD} to DGND)	
Reference input voltage range (V _{BG})	-0.3 V to AV _{DD} +0.3 V
Analog input voltage range	-0.3 V to AV _{DD} +0.3 V
Digital input voltage range	-0.3 V to DV _{DD} +0.3 V
Storage temperature range (T _{STG})	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Thermal resistance, junction-to-case (θ_{JC})	0.79°C/W <u>2</u> /
Thermal resistance, junction-to-ambient (θ _{JA})	28.8°C/W <u>2</u> /
Recommended operating conditions. 3/	
Supply voltage range (AV _{DD} , DV _{DD})	3 V to 3.6 V
High level digital input voltage (VIH)	2 V minimum
Low level digital input voltage (V _{IL})	0.8 V maximum
Load capacitance (C _L)	15 pF maximum

1.4

Clock frequency (f _{CLK}):	
Device type 01	0.1 to 1 MHz
Device type 02	0.1 to 3 MHz
Device type 03	0.1 to 8 MHz
Clock duty cycle	45% to 55%
Operating free-air temperature range (T _A):	

Device types 01 and 02-40°C to +125°C

2. APPLICABLE DOCUMENTS

JEDEC PUB 95 Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industry Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or at http://www.jedec.org)

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO. V62/03608		
COLUMBUS, OHIO	A	16236			
		REV	PAGE 3		

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under " recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Informational purposes only, not production tested.

Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
 - 3.5.3 Block diagram. The block diagram shall be as shown in figure 3.
 - 3.5.4 Timing diagrams. The timing diagrams shall be as shown in figure 4.
 - 3.5.5 Principles of operation. The principles of operation shall be as shown in figure 5.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Power supply section							
Analog supply current	I _{DDA}	AV _{DD} = 3.6 V	1/	All		90	mA
Digital supply current	I _{DDD}	DV _{DD} = 3.6 V				10	mA
Power		$AV_{DD} = DV_{DD} = 3.6 \text{ V}$				360	mW
Power down current					20 ty	/pical	μА
DC characteristics section	n						
Resolution			<u>1</u> /	All	14 ty	/pical	Bits
Differential nonlinearity	DNL					±1	LSB
Integral nonlinearity	INL	Best fit		01		±2.5	LSB
				02		±3	
				03		±7.5	
Offset error	OE	IN+, IN-, PGA = 0 dB		All		0.3	%FSR
Gain error	GE	PGA = 0 dB				1.75	%FSR
AC characteristics section	n		·				
Effective number of bits	ENOB		<u>1</u> /	All	11.2		Bits
Total harmonic distortion	THD	f _i = 100 kHz			-81 ty	ypical	dB
		f _i = 1 MHz		02,03	-78 ty	ypical	
		f _i = 4 MHz		03	-77 ty	ypical	
Signal-to-noise ratio	SNR	f _i = 100 kHz		All	72 ty	/pical	dB
		f _i = 1 MHz		02,03	70		1
		f _i = 4 MHz		03	71 ty	/pical	1

See footnotes at end of table.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 5

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	Conditions	Temperature,	Device type	Lin	nits	Unit
					Min	Max	
AC characteristics section	n - continue	ed					
Signal-to-noise ratio + distortion	SINAD	f _i = 100 kHz	1/	All	70 ty	pical	dB
		f _i = 1 MHz		02,03	69		
		f _i = 4 MHz		03	70 ty	pical	
Spurious free dynamic range	SFDR	f _i = 100 kHz		All	80 ty	pical	dB
		f _i = 1 MHz		02,03	71		
		f _i = 4 MHz		03	80 ty	pical	
Analog input bandwidth				All	140 t	ypical	MHz
Reference voltage section	n	,	•	•	·		
Bandgap voltage, internal mode	VBG		1/	All	1.425	1.575	V
Input impedance					40 ty	pical	kΩ
Positive reference voltage	REF+				2.5 ty	/pical	V
Negative reference voltage	REF-				0.5 ty	/pical	V
Reference difference, REF+ - REF-	ΔREF				2 ty	oical	V
Accuracy, internal reference					5 ty	oical	%
Temperature coefficient	TC				40 ty	pical	ppm/ °C
Voltage coefficient	VC				200 t	ypical	ppm/V
Analog inputs section							
Positive analog input	IN+		1/	All	0	AV _{DD}	V
Negative analog input	IN-				0	AV_{DD}	V
Analog input voltage difference		$\Delta Ain = IN+ - IN-,$ $V_{ref} = REF+ - REF-$			-Vref	Vref	V

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test			Device type	Lim	its	Unit	
					Min	Max	
Analog inputs section – c	continued.						
Input impedance			1/	All	25 typ	oical	kΩ
PGA range					0	7	dB
PGA step size					1 typi	ical	dB
PGA gain error						±0.25	dB
Digital inputs section							
High level digital input	VIH		1/	All	2		V
Low level digital input	V _{IL}					0.8	V
Input capacitance	C _{IN}				5 typical		pF
Input current	I _{IN}					±1	μА
Digital outputs section				•		•	•
High level digital output	Voн	Ι _{ΟΗ} = 50 μΑ	1/	All	2.6		V
Low level digital output	V _{OL}	I _{OL} = 50 μA				0.4	V
Output current, high impedance	I _{OZ}					±10	μА
Clock timing (CS low) se	ction						
Clock frequency	f _{CLK}		1/	01	0.1 <u>2</u> /	1	MHz
				02	0.1 <u>2</u> /	3	1
				03	0.1 <u>2</u> /	8	1
Output delay time	t _d			All		25	ns
Latency					9.5 typ	oical	Cycles

 $[\]underline{1}/$ For device types 01 and 02, -40°C \leq T_A \leq +125°C. For device type 03, -55°C \leq T_A \leq +125°C. Unless otherwise specified, AV_{DD} = DV_{DD} = 3.3 V

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 7

^{2/} This parameter is not production tested.

FIGURE 1. Case outlines.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 8

	Dimensions				
Symbol	Millim	neters			
	Min	Max			
А		1.20			
A1	0.95	1.05			
A2	0.25				
A3	0.05	0.15			
b	0.17	0.27			
С	0.13				
D	8.80	9.20			
D1	6.80	7.20			
D2	5.50				
E	8.80	9.20			
E1	6.80	7.20			
E2	5.50				
е	0.50				
L1	0.45	0.75			

NOTES:

- The package thermal performance may be enhanced by bonding the thermal pad to an thermal plate.
 This pad is electrically and thermally connected to the backside of the die and possible selected leads.
 Body dimensions do not include mold flash or protrusion.

FIGURE 1. <u>Case outlines</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 9

Device types	All	Device types	All
Case outline	X	Case outline	X
Terminal	Terminal	Terminal	Terminal
number	symbol	number	symbol
1	-IN	25	DGND
2	AV_DD	26	DV_DD
3	VBG	27	D2
4	CML	28	D1
5	+REF	29	D0
6	-REF	30	DV_DD
7	AGND	31	DV_DD
8	AGND	32	CLK
9	DGND	33	DGND
10	OV	34	DGND
11	D13	35	ŌĒ
12	D12	36	WR
13	D11	37	CS
14	DV _{DD}	38	NC
15	DGND	39	NC
16	D10	40	A1
17	D9	41	A0
18	D8	42	DV_DD
19	D7	43	AV _{DD}
20	DV_DD	44	AGND
21	D6	45	AGND
22	D5	46	AGND
23	D4	47	AV _{DD}
24	D3	48	+IN

NC = No connection

FIGURE 2. <u>Terminal connections</u>.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 10

Terminal symbol	I/O	Description
A0; A1	I	Address input.
AGND		Analog ground.
AV _{DD}		Analog power supply.
CLK	I	Clock input.
CML		Reference midpoint. This pin requires a 0.1 μF capacitor to AGND.
CS	I	Chip select input. Active low.
DGND		Digital ground.
DV _{DD}		Digital power supply.
D0 – D13	I/O	Data inputs / outputs.
NC		No connection. Do not use. Reserved.
+IN	I	Positive differential analog input.
-IN	I	Negative differential analog input.
ŌE	I	Output enable. Active low.
OV	0	Out of range output
+REF	0	Positive reference output. This pin requires a 0.1 μF capacitor to AGND.
-REF	0	Negative reference output. This pin requires a 0.1 μF capacitor to AGND.
VBG	I	Reference input. This pin requires a 1 μF capacitor to AGND
WR	I	Write signal. Active low.

FIGURE 2. <u>Terminal connections</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 11





FIGURE 3. Block diagram.


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 12



NOTE: The device core is based on a pipeline architecture with a dormancy of 9.5 samples. The conversion results appear on the digital output of 9.5 clock cycles after the input signal was sampled. The parallel interface of the device features 3-state buffers making it possible to directly connect it to a data bus. The output buffers are enabled by driving the OE input low. Besides the sample results, it is also possible to read the values of the control register, the PGA register, and the control register. Which register is read is determined by the address inputs A1, A0. The device results are available at address 0.

FIGURE 4. Timing diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 13




Test <u>1</u> /	Symbol	Lir	nit	Unit
		Min	Max	
Load capacitance	CL		15	pF
Address and chip select setup time	t _{su(OE-ACS)}	4		ns
Output enable	t _{en}		15	ns
Output disable	t _{dis}	10 ty	pical	ns
Address hold time	t _{h(A)}	1		ns
Chip select hold time	th(CS)	0		ns

^{1/} All timing tests refer to 50 % level.

FIGURE 4. <u>Timing diagram</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03608	
		REV	PAGE 14	



Test <u>1</u> /	Symbol	Symbol Limit		Unit
		Min	Max	
Load capacitance	CL		15	pF
Chip select setup time	t _{su(WE-CS)}	4		ns
Data and address setup time	t _{su(DA)}	29		ns
Data and address hold time	t _{h(DA)}	0		ns
Chip select hold time	th(CS)	0		ns
Wide pulse duration high	t _{WH(WE)}	15		ns

^{1/} All timing tests refer to 50 % level.

FIGURE 4. <u>Timing diagram</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 15

Registers

The device contains several registers. The A register is selected by the values of bits A1 and A0:

A1	A0	Register
0	0	Conversion result
0	1	PGA
1	0	Offset
1	1	Control

TABLE A and B describe how to read the conversion results and how to configure the data converter. The default values (where applicable) show the state after a power-on reset.

TABLE A. Conversion result register, Address O, Read

Bit	D13	D12	D11	D10	D9	D8	D7
Function	MSB						
Bit	D6	D5	D4	D3	D2	D1	D0
Function							LSB

The output can be configured for two's complement or straight binary format (see D11 / control register).

The output code is given by:

2's	s complement:	Straight binary:			
-8192	at ΔIN = - ΔREF	0	at ΔIN = -ΔREF		
0	at ΔIN = 0	8192	at ΔIN = 0		
8191	$\Delta IN = -\Delta REF - 1LSB$	16383	at ΔIN = -ΔREF – 1 LSB		
1 LSB	= 2ΔREF / 16384				

TABLE B. PGA gain register, Address 1, Read / Write

Bit	D13	D12	D11	D10	D9	D8	D7
Function	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Default	0	0	0	0	0	0	0
Bit	D6	D5	D4	D3	D2	D1	D0
Function	Χ	Χ	Χ	Χ	G2	G1	G0
Default	0	0	0	0	0	0	0

The PGA gain is determined by writing to G2-0.

Gain (dB) = 1 dB x G2-0 maximum = 7 dB. The range of G2-0 is to 0 to 7.

FIGURE 5. Principles of operation.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 16

TABLE C. Offset register, Address 2, Read/Write

Bit	D13	D12	D11	D10	D9	D8	D7
Function	Х	Х	Х	Х	Х	Х	MSB
Default	0	0	0	0	0	0	0
Bit	D6	D5	D4	D3	D2	D1	D0
Function							LSB
Default	0	0	0	0	0	0	0

NOTE: The offset correction range is from –128 to 127 LSB. This value is added to the conversion results from the device.

TABLE D. Control Register, Address 3, Read

Bit	D13	D12	D11	D10	D9	D8	D7
Function	PWD	REF	FOR	TM2	TM1	TM0	OFF
Bit	D6	D5	D4	D3	D2	D1	D0
Function	RES						

TABLE E. Control Register, Address 3, Write

Bit	D13	D12	D11	D10	D9	D8	D7
Function	PWD	REF	FOR	TM2	TM1	TM0	OFF
Default	0	0	0	0	0	0	0
Bit	D6	D5	D4	D3	D2	D1	D0
Function	RES						
Default	0	0	0	0	0	0	0

PWD:	Power down	0 = normal operation	1 = power down
REF:	Reference select	0 = internal reference	1 = external reference
FOR:	Output format	0 = straight binary	1 = 2's complement
TM2-0:	Test mode	000 = normal operation	
		001 = both inputs = -REF	
		$010 = +IN$ at $V_{REF} / 2$, $-IN$ at $-REF$	
		011 = +IN at +REF, -IN at -REF	
		100 = normal operation	
		101 = both inputs = +REF	
		110 = +IN at $-$ REF, -IN at $V_{REF}/2$	
		111 = +IN at -REF, -IN at +REF	
OF:	Offset correction	0 = enable	1 = disable
RES	Reserved	Must be set to 0	

FIGURE 5. <u>Principles of operation</u> – Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 17

4.0 QUALITY ASSURANCE PROVISIONS

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5.0 PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6.0 NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

Vendor item drawing administrative control number 1/	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/03608-01XE	01295	THS1401QPHPEP	THS1401QE
V62/03608-02XE	01295	THS1403QPHPEP	THS1403QE
V62/03608-03XE	01295	THS1408MPHPEP	THS1408ME

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

01295 Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
P.O. Box 660199

Dallas, TX 75243

Point of contact: U.S. Highway 75 South

P.O. Box 84, M/S 853 Sherman, TX 75090-9493

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03608
		REV	PAGE 18